In advanced CMOS technology, the choice of the device structure is driven by two key parameters: the logic performance (inverter delay) and the SRAM performance (SNM). In this paper we will focus only on variability robustness at the 16nm in SRAM cells. Bulk, FDSOI and SOI-FinFET structures (Fig. 1) will be compared using the MASTAR model [1] improved and implemented in VerilogA language to be able to use CAD tools, such as ELDO [2].
Introduction
In advanced CMOS technology, the choice of the device structure is driven by two key parameters: the logic performance (inverter delay) and the SRAM performance (SNM). In this paper we will focus only on variability robustness at the 16nm in SRAM cells. Bulk, FDSOI and SOI-FinFET structures (Fig. 1) will be compared using the MASTAR model [1] improved and implemented in VerilogA language to be able to use CAD tools, such as ELDO [2] .
Model and methodology description To provide a predictive and universal (i.e. valid for all structures) MOSFETs model, we use the VDT [3] to compute electrostatic parameters of each device structure [4, 5] . For the drain current, we use a drift-diffusion model, based on universal mobility law [6] . To ensure the continuity in all regions, mandatory for CAD tools, we use effective gate and drain voltages as in [7, 8] . Intrinsic charges expressions are obtained as in [8] and parasitic capacitances (extrinsic charges), are implemented using [9] . Then, to perform predictive circuit simulations with ELDO, such as SRAM, we implement it in VerilogA. To account for variability, we define process parameters local variation distribution, such as gate length, and run simulation with ELDO which generates pseudo random values of those parameters, following their distribution law.
Studied devices definition First, we define a performance target common to each structure for the 16 nm node. We start from the performance demonstrated by typical 20nm node bulk devices [10] and consider that the performance should be 20% higher in Ion for same Ioff. We choose to fix Ioff at 5nA/µm, leading to a Ion specification at 1104 µA/µm for NMOS and 1032µA/µm for PMOS (Fig. 2) . Then, for each structure, we set the Contacted Poly Pitch (CPP) at 64 nm (according to the Moore's law, CPP is divided by ~2 every two nodes and CPP=126nm for 32 nm node in [11] ), the gate length of logic device (L) to 20nm and the power supply Vdd at 0.8V (i.e. 100mV reduction from 0.9V for the 20nm node [10] ). Then, we used the "good technology rules" described in [4] to set the channel thickness in FDSOI and FinFET cases. Finally, for FinFET devices, we used the ratio hsi/tsi=2.5 from [12] . Dimensions and static performances of each device are summarized in Table 1 . In order to reach the performance targets defined above while using the proper device geometry, we adjusted the strain behaviour and the series resistance for all the architectures. It is worth noticing that Bulk device cannot achieve the desired level of specification at the targeted leakage, which has to be relaxed by a factor of 20x.
Layout definition By extrapolating the industry trend of SRAM bit-cell area from the last years (65nm-28nm), we found that at 16nm node the bit-cell area should be around 0.04~0.045µm². SRAM transistors layout, i.e. width and gate length of each transistor ( Fig.3) are then defined by targeting at the same time a final area within this limit, but also a Static Noise Margin (SNM, defined on Fig 4) around 185 mV at the nominal Vdd (0.8V). This value is typical of what could be expected from a proper trade-off between read and write ability of the SRAM [13] . The bit-cell area can be expressed as ‫ܮ‬ ‫ܪݔ‬ , with:
(2) With Lc, A2A, Wext, PS, C2G, and NP the distance defined on Fig.3 . To estimate those dimensions, we extrapolate the simple expressions of [9] to SRAM cell and summarize them in Table 2 . For planar structures (i.e. Bulk and FDSOI) each dimension is freely adjustable. But for FinFET we have to face the issue due to discrete width. In our case, as hsi=25nm, the device width increases by step of 60nm (2hsi+tsi) for each additional fin. Because of our SNM target (185mV@Vdd=0.8V), we have to use a layout with only one fin for each device, and so, the same device width. Consequently, the adjustment of the SNM has been carried out only with gate length variation. Layout, area and SNM obtained are summarized in Table  3 and the SNM(Vdd) curve is presented on Fig. 6 .
Variability sources definition To benchmark the robustness to variability of each device structure, we include local variations of gate length (L), device width (W), film thickness (tsi), gate workfunction (φm) and channel doping (Nch). We consider that these variations are Gaussian and we summarized the standard deviation of each parameter, estimated in accordance with literature [14] [15] [16] in Table 4 . Note that for etchedbased process we considered the CD variation to be : 3σCD=12%CD We ran ELDO simulations with 500 random samples and plot the threshold voltage distributions of each device (Fig. 7) . Standard deviation (σVT) and ‫ܣ‬ ௩௧ ൌ ߪ ் ‫ܮܹ√‬ are summarized in Table 4 and compared to equivalent atomistic simulations presented in [17] [18] .
MASTAR simulations including variability For each layout, we run 500 random samples to plot the butterfly curves (Fig. 8) on which we can see that bulk layout is strongly impacted by variability, while FDSOI and FinFET are more robust. This observation is proved with the σSNM extraction (Table 5) .
VMIN extraction methodology VMIN is the minimum value of Vdd where the SRAM cell is functional. If we consider that the SNM distribution is Gaussian, with a mean value SNMmean and a standard deviation σSNM, the probability to obtain a Static Noise Margin equal to SNM is:
In case of SRAM, a fail is due to a SNM<0. So, from (3), the probability to have a bit fail is:
Where Z is the so called "Z-score", equal to SNMmean/σSNM. For a SRAM array fully functional (i.e. no bit fails), we can write:
Finally reporting (5) in (4), we obtain the expression of the Z-score for a SRAM array fully functional, as a function of its size:
Therefore, the minimum operating voltage VMIN for a 100Mbits SRAM cell is defined as the value of Vdd where Z=SNM/σSNM=5.9. Then, considering that the SNM is proportional to Vdd we can write:
‫ܯܰܵ‬ ൌ ߙܸ ௗௗ ߚ (7) Where α and β are determined from SNM(Vdd) curves on Fig. 6 Then, considering that σSNM=0.75xσVt (see Fig. 9 ) and combining the functionality criteria and SNM(Vdd) behavior leads to:
Finally, we can evaluate VMIN for each structure (Table 5) . We can remark the high value of VMIN (1.19V), superior to the nominal Vdd (0.8V) for bulk layout, showing that the bulk SRAM cell isn't functional. Concerning FDSOI (VMIN=0.62V) and FinFET (VMIN=0.64V) SRAM cells, we can conclude that their performances are roughly the same.
Conclusion
In this study, we proposed a benchmark of CMOS device architecture in a SRAM environment, including variability, for the 16 nm node. We demonstrated with the extraction of VMIN that bulk structure is too much impacted by variability to provide functional SRAM cell while FDSOI and FinFET present roughly the same performance. Table 1 : Device geometry and performance Table 2 : Dimension estimation rules 
